

IN THE CLAIMS:

We claim:

1 1. A microelectronic system comprising at least one package having first and
2 second circuit systems, each of said first and second circuit systems having means for
3 wirelessly communicating with each other through at least one substrate.

1 2. The microelectronic system according to Claim 1, wherein the first and
2 second circuit systems have identical operational formats.

1 3. The microelectronic system according to Claim 1, wherein the first and
2 second circuit systems have different operational formats.

1 4. The microelectronic system according to Claim 1, wherein the at least one
2 substrate is transparent.

1 5. The microelectronic system according to Claim 1, wherein the first and
2 second circuit systems are one of a communication device and a chip.

1 6. The microelectronic system according to Claim 1, wherein the first and
2 second circuit systems are fabricated on the at least one substrate.

1 7. The microelectronic system according to Claim 1, wherein the first and
2 second circuit systems are bonded to the at least one substrate.

1 8. The microelectronic system according to Claim 1, wherein the package is
2 fabricated by an alignment process which includes the steps of:

3 providing a photoresist on a top and bottom side of said at least one substrate;

4 irradiating said photoresist from at least one side of said at least one substrate to form
5 an alignment pattern on said top and bottom side of said at least one substrate;

6 etching said alignment pattern to form global alignment marks on said top and bottom

1 sides of said at least one substrate; and

2 providing at least one communication device on one side of said at least one substrate
3 using at least one global alignment mark as a reference point.

1 9. The microelectronic system according to Claim 1, wherein the first and
2 second circuit systems include first and second interconnection structures for interconnecting
3 the components of the first and second circuit systems, respectively.

1 10. The microelectronic system according to Claim 9, wherein the first and
2 second interconnection structures are connected to a substrate.

1 11. The microelectronic system according to Claim 1, wherein the at least one
2 substrate includes alignment marks for aligning the at least one substrate with alignment
3 marks of another substrate.

4 12. The microelectronic system according to Claim 1, wherein the package is
5 fabricated by an alignment process which includes the steps of:

6 providing an opaque layer on one side of said at least one substrate;

7 providing a photoresist on said opaque layer on one side of said at least one substrate;

8 irradiating said photoresist from at least the one side of said at least one substrate to
9 form a first alignment pattern on said one side of said at least one substrate;

10 etching said first alignment pattern to form a first set of global alignment marks on
11 said one side of said at least one substrate;

12 providing a photoresist on the other side of said at least one substrate;

13 irradiating said first alignment pattern from at least the one side of said at least one
14 substrate to form a second alignment pattern on the other side of said at least one substrate;

15 etching said second alignment pattern to form a second set of global alignment marks
16 on the other side of said at least one substrate, wherein the first and second sets of global
17 alignment marks align with respect to each other; and

18 providing at least one communication device on said one side of said at least one
19 substrate using at least one global alignment mark from the first and second sets of global

[] This application claims the benefit under 35 U.S.C. §119(e) of U.S. Provisional Application(s) No(s) .:

APPLICATION NO(S) .:

FILING DATE

____/____

____/____

____/____

____/____

[] Certified copy of applications

Country

Appln. No.

Filed

from which priority under Title 35 United States Code, § 119 is claimed


[] is enclosed.

[] will follow.

Address all future correspondence to:

Paul J. Farrell, Esq.
DILWORTH & BARRESE LLP
333 Earle Ovington Boulevard
Uniondale, New York 11553
(516) 228-8484

Date: January 25, 2001



SIGNATURE OF ATTORNEY

Paul J. Farrell

Reg. No. 33,494

DILWORTH & BARRESE LLP
333 Earle Ovington Blvd.
Uniondale, NY 11553
Tel. No. (516) 228-8484
Fax (516) 228-8516

1 alignment marks as a reference point.

2 13. A circuitry package having first and second circuit systems, each of said
3 systems having means for wirelessly communicating with each other through at least one
4 substrate.

1 14. The circuitry package according to Claim 13, wherein the first and second
2 circuit systems have identical operational formats.

1 15. The circuitry package according to Claim 13, wherein the first and second
2 circuit systems have different operational formats.

1 16. The circuitry package according to Claim 13, wherein the at least one
2 substrate is transparent.

1 17. The circuitry package according to Claim 13, wherein the first and second
2 circuit systems are one of a communication device and a chip.

1 18. The circuitry package according to Claim 13, wherein the first and second
2 circuit systems are fabricated on the at least one substrate.

1 19. The circuitry package according to Claim 13, wherein the first and second
2 circuit systems are bonded to the at least one substrate.

1 20. The circuitry package according to Claim 13, wherein the circuitry package is
2 fabricated by an alignment process which includes the steps of:

3 providing a photoresist on a top and bottom side of said at least one substrate;
4 irradiating said photoresist from at least one side of said at least one substrate to form
5 an alignment pattern on said top and bottom side of said at least one substrate;
6 etching said alignment pattern to form global alignment marks on said top and bottom
7 sides of said at least one substrate; and

1 providing at least one communication device on one side of said at least one substrate
2 using at least one global alignment mark as a reference point.

1 21. The circuitry package according to Claim 13, wherein the first and second
2 circuit systems include first and second interconnection structures for interconnecting the
3 components of the first and second circuit systems, respectively.

1 22. The circuitry package according to Claim 21, wherein the first and second
2 interconnection structures are connected to a substrate.

1 23. The circuitry package according to Claim 13, wherein the at least one
2 substrate includes alignment marks for aligning the at least one substrate with alignment
3 marks of another substrate.

1 24. The circuitry package according to Claim 13, wherein the circuitry package is
2 fabricated by an alignment process which includes the steps of:

3 providing an opaque layer on one side of said at least one substrate;

4 providing a photoresist on said opaque layer on one side of said at least one substrate;

5 irradiating said photoresist from at least the one side of said at least one substrate to
6 form a first alignment pattern on said one side of said at least one substrate;

7 etching said first alignment pattern to form a first set of global alignment marks on
8 said one side of said at least one substrate;

9 providing a photoresist on the other side of said at least one substrate;

10 irradiating said first alignment pattern from at least the one side of said at least one
11 substrate to form a second alignment pattern on the other side of said at least one substrate;

12 etching said second alignment pattern to form a second set of global alignment marks
13 on the other side of said at least one substrate, wherein the first and second sets of global
14 alignment marks align with respect to each other; and

15 providing at least one communication device on said one side of said at least one
16 substrate using at least one global alignment mark from the first and second sets of global
17 alignment marks as a reference point.

1 25. A method for fabricating a circuitry package comprising the steps of:
2 providing a photoresist on a top and bottom side of a substrate;
3 irradiating said photoresist from the at least one side of the substrate to form an
4 alignment pattern on said top and bottom side of said substrate;
5 etching said alignment pattern to form global alignment marks on said top and bottom
6 sides of said substrate; and
7 providing at least one circuit system on one side of said substrate using at least one
8 global alignment mark as a reference point.

1 26. The method according to Claim 25, further comprising the step of providing at
2 least one circuit system on the other side of said substrate using at least another global
3 alignment mark as a reference point, wherein said at least one global alignment mark and
4 said at least another global alignment mark are respectively aligned.

1 27. The method according to Claim 26, further comprising the steps of:
2 providing a first interconnection structure to interconnect the components of the at
3 least one circuit system on the one side of said substrate; and
4 providing a second interconnection structure to interconnect the components of the at
5 least one circuit system on the other side of said substrate.

1 28. The method according to Claim 27, further comprising the step of connecting
2 the first and second interconnection structures to a substrate.

1 29. The method according to Claim 25, further comprising the step of aligning
2 global alignment marks of at least one substrate to the global alignment marks of the
3 substrate.

1 30. A method for fabricating a circuitry package comprising the steps of:
2 providing an opaque layer on one side of a substrate;
3 providing a photoresist on said opaque layer on one side of said substrate;
4 irradiating said photoresist from at least the one side of said substrate to form a first

1 alignment pattern on said one side of said substrate;

2 etching said first alignment pattern to form a first set of global alignment marks on
3 said one side of said substrate;

4 providing a photoresist on the other side of said substrate;

5 irradiating said first alignment pattern from at least the one side of said substrate to
6 form a second alignment pattern on the other side of said substrate;

7 etching said second alignment pattern to form a second set of global alignment marks
8 on the other side of said substrate, wherein the first and second sets of global alignment
9 marks align with respect to each other; and

10 providing at least one communication device on said one side of said substrate using
11 at least one global alignment mark from the first and second sets of global alignment marks
12 as a reference point.

1 31. The method according to Claim 30, further comprising the step of providing at
2 least one communication device on the other side of said substrate using at least another
3 global alignment mark from the first and second sets of global alignment marks as a
4 reference point, wherein said at least one global alignment mark and said at least another
5 global alignment mark are respectively aligned.

1 32. The method according to Claim 30, wherein the substrate is transparent.